Zilog Z80230 Uživatelský manuál Strana 38
- Strana / 394
- Tabulka s obsahem
- KNIHY
Hodnocené. / 5. Na základě hodnocení zákazníků
SCC/ESCC
User Manual
UM010903-0515 Interfacing the SCC/ESCC
31
There are three pointer bits in WR0, and these allow access to the registers with addresses 7
through 0. Note that a command may be written to WR0 at the same time that the pointer bits are
written. To access the registers with addresses 15 through 8, the Point High command must
accompany the pointer bits. This precludes concurrently issuing a command when pointing to
these registers.
The register map for the Z85X30 is listed in Table on page 31. If, for some reason, the state of the
pointer bits is unknown they may be reset to 0 by performing a read cycle with the D//C pin held
Low. Once the pointer bits have been set, the desired channel is selected by the state of the A//B
pin during the actual read or write of the desired register.
Z85X30 Register Map
Read 8530
85C30/230 85C30/230 WR15 D2=1
A//B PNT2 PNT1 PNT0 WRITE WR15 D2 = 0 WR15 D2=1 WR7' D6=1
0 0 0 0 WR0B RR0B RR0B RR0B
0 0 0 1 WR1B RR1B RR1B RR1B
0 0 1 0 WR2 RR2B RR2B RR2B
0 0 1 1 WR3B RR3B RR3B RR3B
0 1 0 0 WR4B (RR0B) (RR0B) (WR4B)
0 1 0 1 WR5B (RR1B) (RR1B) (WR5B)
0 1 1 0 WR6B (RR2B) RR6B RR6B
0 1 1 1 WR7B (RR3B) RR7B RR7B
1 0 0 0 WR0A RR0A RR0A RR0A
1 0 0 1 WR1A RR1A RR1A RR1A
1 0 1 0 WR2 RR2A RR2A RR2A
1 0 1 1 WR3A RR3A RR3A RR3A
1 1 0 0 WR4A (RR0A) (RR0A) (WR4A)
1 1 0 1 WR5A (RR1A) (RR1A) (WR5A)
1 1 1 0 WR6A (RR2A) RR6A RR6A
1 1 1 1 WR7A (RR3A) RR7A RR7A
With Point High Command
0 0 0 0 WR8B RR8B RR8B RR8B
0 0 0 1 WR9 (RR13B) (RR13B) (WR3B)
- SCC/ESCC 1
- UM010903-0515 2
- Revision History 3
- Table of Contents 4
- SCC’s Capabilities 9
- User Manual 13
- SCC Block Diagram 13
- Pin Descriptions 14
- Z85X30 DIP Pin Assignments 17
- Z85X30 PLCC Pin Assignments 18
- Z80X30 DIP Pin Assignments 19
- Interfacing the SCC/ESCC 24
- Z80X30 Write Cycle Timing 25
- Z80X30 Register Access 28
- Z80C30 Register Enhancement 31
- Z80230 Register Enhancements 32
- Z80X30 Reset 33
- Z85X30 Interface Timing 34
- Z85X30 Read Cycle Timing 35
- Z85X30 Write Cycle Timing 35
- D7-D0 Vector 36
- Z85X30 Register Access 37
- Z85C30 Register Enhancement 39
- Z85X30 Reset 41
- Interface Programming 42
- I/O Programming Introduction 43
- Interrupts 43
- External/Status Channel A 44
- Receive Channel B 44
- Transmit Channel B 44
- * Always 0 In B Channel 47
- Daisy-Chain Resolution 48
- Interrupt Acknowledge 51
- The Receiver Interrupt 52
- Receive Interrupts Disabled 53
- Conditio 56
- External/Status Interrupts 63
- Break/Abort 65
- Transmit Underrun/EOM 65
- CTS/DCD 66
- Zero Count 66
- Sync/Hunt 66
- Block/DMA Transfer 67
- SYNC Modes 68
- ASYNC Modes 68
- Wait On Receive 69
- DMA Requests 70
- DMA Request On Receive 74
- AD7-AD0 Receive DataWR8 75
- Test Functions 76
- Introduction 78
- Baud Rate Generator 78
- Data Encoding/Decoding 81
- Clock Selection 90
- Clock Multiplexer 92
- BRG Clock Source = /RTXC 93
- Crystal Oscillator 94
- Data Communication Modes 95
- Transmit Data Path 96
- Asynchronous Mode 99
- Asynchronous Transmit 100
- Asynchronous Receive 103
- Asynchronous Initialization 105
- Reg Bit No Description 107
- WR4 3 (=0) select sync mode 107
- State Changes in One 113
- /RTxC Clock Cycle 113
- SDLC Transmit 121
- SDLC Receive 127
- SDLC Frame Status FIFO 133
- Frame Status FIFO Circuitr 135
- Interface 135
- SDLC Loop Mode 137
- SDLC Loop Mode Receive 140
- SDLC Loop Mode Transmit 140
- Register Descriptions 143
- Write Registers 145
- Definition) 149
- Z85X30 Register Map 151
- Time Constant 175
- Clock Frequency 175
- Read Registers 181
- Read Register 1 185
- Read Register 2 187
- Read Register 3 188
- Read Register 8 191
- Read Register 10 192
- Read Register 12 193
- Read Register 13 194
- Read Register 15 194
- Application Notes 195
- Abstract 217
- Features 217
- Discussion 217
- Interfaces 218
- Z180 to Memory Interface 218
- EPROM Interface 220
- SRAM Interface 222
- SRAM Read Cycle 222
- SRAM Write Cycle 223
- Memory Interface Logic 223
- Physical Memory Address Map 225
- Z180 to I/O Interface 226
- Z180 I/O Write Cycle Timing 227
- Z180 to SCC Interface 230
- CPU Hardware Interfacing 230
- Data Bus Signals 230
- System Control Signals 230
- Interrupt Control 231
- SCC I/O Operation 231
- Read Cycle Timing 231
- Write Cycle Timing 232
- SCC Interrupt Operation 232
- Input/Output Cycles 234
- Z180 MPU to SCC Interface 234
- SCC I/O Read/Write Cycle 235
- I/O Read Cycle 235
- I/O Write Cycle 235
- Using EPLD 242
- System Checkout 243
- Software Considerations 244
- SCC Read Cycle Proof 244
- SCC Write Cycle Proof 244
- Interrupt Acknowledge Cycle 244
- (Continued) 246
- Summary 256
- General Description 257
- Processor 258
- Address Map 260
- (PBA)+511 269
- Serial Interfacing 270
- DMA channel 272
- Jumper Summary 276
- Control EPLD for 186 Board 278
- SCC EPLD for 186 Board 279
- DMA EPLD for 186 Board 280
- NMI Field for 186 Board 281
- Operation 295
- ESCC Controller 318
- Questions and Answers 382
- Customer Support 394
Související produkty a manuály pro Senzory Zilog Z80230
Senzory Zilog ZAURCT Uživatelský manuál
(59 stránky)
(59 stránky)
© 2020, manymanuals.cz. Všechna práva vyhrazena. | 0.028 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Komentáře k této Příručce